III-V semiconductor nanowires have shown great potential in various quantum transport experiments. However, realizing a scalable high-quality nanowire-based platform that could lead to quantum information applications has been challenging. Here, we study the potential of selective area growth by molecular beam epitaxy of InAs nanowire networks grown on GaAs-based buffer layers. The buffered geometry allows for substantial elastic strain relaxation and a strong enhancement of field effect mobility. We show that the networks possess strong spin-orbit interaction and long phase coherence lengths with a temperature dependence indicating ballistic transport. With these findings, and the compatibility of the growth method with hybrid epitaxy, we conclude that the material platform fulfills the requirements for a wide range of quantum experiments and applications.
III-V semiconductor nanowires have shown great potential in various quantum transport experiments. However, realizing a scalable high-quality nanowire-based platform that could lead to quantum information applications has been challenging. Here, we study the potential of selective area growth by molecular beam epitaxy of InAs nanowire networks grown on GaAs-based buffer layers. The buffered geometry allows for substantial elastic strain relaxation and a strong enhancement of field effect mobility. We show that the networks possess strong spin-orbit interaction and long phase coherence lengths with a temperature dependence indicating ballistic transport. With these findings, and the compatibility of the growth method with hybrid epitaxy, we conclude that the material platform fulfills the requirements for a wide range of quantum experiments and applications.
Material science plays a key role in quantum computing research. Long quantum state lifetimes -the fundamental prerequisite for realizing quantum computers -rely on the ability to produce materials with high purity and structural quality. Together with the requirements of scalability and reproducibility, these properties are what mainly defines the challenges of material science in quantum computing today. Proposals for topological quantum computing, [1] [2] [3] which are based on hybrid semiconductor-superconductor nanowire (NW) networks, are being pursued by numerous research groups and have ignited intense research efforts on hybrid epitaxy.
4-8
NW scalability is tightly related to the semiconductor growth approach. Top-down lithography has been used to define NWs in two-dimensional layers 5, 9 and a variety of methods have been pursued for alignment and positioning of bottom-up vapor-liquid-solid (VLS) grown NWs, such as dielectrophoresis techniques, 10 nanoscale combing 11 and magnetic aligning of NWs.
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Despite of these developments, large-scale synthesis of bottom-up grown high-mobility NW networks that are compatible with epitaxial interwire connections and semiconductor/superconductor epitaxy has still not been realized. To realize the epitaxial connections, a lot of effort has been put into the growth of branched NWs via the VLS method.
8,13-15
A scalable approach has been developed in Ref. [16, 17] using template assisted growth of inplane NW networks. 18 Nonetheless, this approach is not yet compatible with superconductor epitaxy. An alternative scalable approach is to use lithographically defined openings in a mask on a crystalline substrate. This method is referred to as selective area growth (SAG) and until recently has mainly been used in conjunction with metal organic chemical vapour deposition 19, 20 , metal organic vapour phase epitaxy 21, 22 , chemical beam epitaxy and metal organic molecular beam epitaxy (chemical beam epitaxy).
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In contrast to molecular beam epitaxy (MBE), the dissociation kinetics of the chemical precursors in these methods enhance the growth selectivity on masked substrates by expanding the growth parameter window, but typically at a cost of crystal purity. Even though the initial work was reported about 30 years ago, [27] [28] [29] [30] only the recent promising results reported in Ref. [31] [32] [33] [34] [35] have renewed the interest in SAG by MBE.
In this work, we present selective area growth of InAs NW networks by MBE, which are grown either on GaAs based buffer layers or directly on semi-insulating InP and GaAs substrates. We demonstrate growth of lithographically designed NW networks with well-defined junctions, where the faceting depends on the mask alignment to the crystal orientation of the substrate. We selectively grow Sb-dilute GaAs buffer layers with flat top-facets that protrude out of the substrate plane and allow for significant elastic strain relaxation of the InAs. The improved interface quality results in enhanced field effect response close to conductance pinch-off. In addition, magnetoconductance experiments show strong spin-orbit coupling and phase coherence where the temperature dependence indicates ballistic transport. Therefore, the compatibility of the SAG NW platform with the growth of epitaxial superconductors on selected facets 4 demonstrates its potential for large-scale applications in the field of gateable superconducting electronics (see Supplementary Information S1 and Ref. [36] for details). 
RESULTS AND DISCUSSION
The NWs are grown on semi-insulating InP and GaAs substrates covered with thin dielectric masks, at relatively low growth rates and at growth temperatures similar to those used for corresponding planar growth by MBE, see Methods. The mask openings were defined by standard electron beam lithography (EBL) patterning and selective etching, as described in Supplementary Information S2. The substrates become fully insulating at low temperatures and are therefore suitable for asgrown device fabrication and transport experiments directly on the growth substrate. The scanning electron microscope (SEM) micrograph in Fig. 1a Fig. 1b . For instance, a NW oriented along the [100] direction has {011}, family facets due to local cusps in surface energy. Even though the roughness of the NWs depends on growth conditions, a slight misalignment with respect to the high-symmetry crystal orientation causes vicinal faceting, as shown in the zoom-in of Fig. 1b . Consequently, there are constraints on the in-plane directions, which set the overall symmetry and design of the NW networks. In the case of networks grown on (001) substrates, there are eight high-symmetry in-plane directions (indicated on the perimeter of the stereographic projection). As a result, one junction can be connected to eight NWs. There are two families of networks on (001) substrates consisting of perpendicularly oriented NWs, the <110>/<110> type and the <100>/<010> type (see Fig. 1c ). At given growth conditions, both types of junctions exhibit a four-fold symmetric morphology for short growth times. However, as the NWs grow thicker, the junctions tend to become two-fold symmetric, see Fig.  1d . In the case of the <110>/<110> junction the symmetry breaking is related to the growth kinetics, where the difference in adatom diffusion lengths along the [110] and [110] directions causes the material to incorporate easier along the [110] direction.
37
At the given growth time and conditions, the <110>/<110> NW junctions maintain a non-tapered four-fold-like morphology as seen in the inset of Fig. 1c . In the <100>/<010> case, the symmetry breaking appears earlier, likely due to the different polarity of faceting of the two orientations, as indicated in Fig. 1d .
We find that top-gated InAs NWs grown directly on non-buffered InP or GaAs substrates generally display a weak field effect response close to the conductance pinch-off region. This is most likely related to the NW/substrate interface. To enhance the electrical properties of the NWs we focus on improving the quality of the interface and turn our attention to GaAs 1-x Sb x buffers where the lattice matching can be tuned from GaAs to InAs by changing the composition, x.
In Fig. 2a we show an SEM micrograph of a GaAs(Sb) buffer NW network grown on a semi-insulating (001) GaAs substrate at typical planar GaAs growth temperatures, see Methods. We find that the buffer layer has flat (001) top-facets, with a root-mean-square (RMS) roughness of ∼ 3 Å. The roughness is uniform across the whole wafer as shown on both single NWs and within the junctions in Fig. 2b (see the Supplementary Information S4 for analysis of the other NW orientations). We emphasize that the flatness of the buffer is a crucial step towards obtaining a low disorder interface to the InAs transport channel. Compositional analysis performed by electron energy loss spectroscopy (EELS) and energy dispersive x-ray spectroscopy (EDX) reveals a very low fraction of Sb (close to the detection limit of ∼2%). This is lower than the calibrated flux ratios, which would predict ∼7% if the incorporation rates of As and Sb were equal. The low incorporation efficiency of Sb is consistent with previous reports.
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Despite the low Sb incorporation, the surfactant properties of Sb could play an important role in the growth kinetics, and potentially promote a more smooth layer by layer buffer growth. The details of this effect are to be further investigated in forthcoming experiments.
In Fig. 2c we show InAs selectively grown solely on the top-facet of the GaAs(Sb) buffer. The InAs was grown in the lower temperature bound of the selective growth window, which is apparent by the crystallites on the oxide mask. The morphology of the NWs grown on the buffer is highly dependent on the growth time and the width of the buffer top-facet. In the inset of Fig. 2c we show an illustration of how a predicted evolution of the growth would look like if it was thermodynamically driven, i.e. able to reach the lowest free energy (or equilibrium shape) for any given volume. The equilibrium shape of a crystal results from minimizing its anisotropic surface free energy under the constraint of constant volume. If there are additional constraints, such as a mask opening into which the crystal is confined to, then the equilibrium shape will depend on its volume. Assuming that the cross-sectional shape of the SAG NWs are equilibrium shapes, the NWs will most likely first grow solely on the top-facets of the buffer until a fully faceted shape is reached, as illustrated in the inset of Fig. 2c at growth time t 2 . This particular equilibrium shape is also of special interest for realization of high quality SAG NWs, for reasons discussed below. It is clear, that the ratio of the buffer/NW growth time affects the shape and dimensions of the NW structures, and understanding the detailed processes whether it is in thermodynamical or kinetically driven regimes will be subject of ongoing studies.
The top-view SEM micrographs in Fig. 2d both thermodynamic or kinetic origin, i.e. due to lower surface energies or lower activation barriers for incorporation, respectively. The latter is a viable possibility, since adatom kinetics on (001) surfaces is known to be highly anisotropic.
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Control over the width of the mask opening becomes difficult for features below 90 nm when wet etching is used. However, implementation of the buffer layer, where the top-facet width is decreasing with growth time, also provides an in-situ method for tuning the InAs NW width. This opens up for the possibility of engineering thinner NWs that are not in contact with either the oxide mask or the processed mask-opening (see Supplementary Information S5).
Atomic resolution and aberration corrected HAADF-STEM characterization was performed on cross-sectional cuts of top-gated NW devices in the three high-symmetry orientations. Figure 3 shows the distinct cross-sectional shapes of a [100], b [110] and c [110] InAs NWs, which were grown on the GaAs(Sb) buffer. The HAADF-STEM micrographs show that there are no threading dislocations running through the NWs (as also reported in Ref. [34] ) and that the bulk structure is single crystalline for all the three NW orientations. The highlighted facet planes correspond to the stereographic projection shown in Fig. 1b which will also determine the corresponding NW shape. We further note that the three different types of facets, non-polar, A-polar and B-polar, are likely to have different electron affinities and provide additional band alignment options when optimizing contact to superconductors or metals.
The relative lattice mismatch between the InAs NW and the InP or GaAs substrates is 3% and 7%, respectively. As shown in Supplementary Information S6, when growing directly on InP substrates, without a buffer layer, the lattice mismatch to InAs is fully compensated by relaxation at the interface via periodic arrays of misfit dislocations. That results in an abrupt change of the lattice spacing at the substrate/NW interface. The situation is different for the buffered NWs, where the buffer protrudes out of the substrate plane. Consequently, the InAs NWs have significantly more freedom to make the elastic rotation needed to relax to its equilibrium lattice parameter without introducing dislocations. This effect is observed on all analyzed buffered GaAs(Sb)//InAs interfaces, which is apparent from the gradual change in lattice constant and significantly lower density of misfit dislocations.
The lower right insets of Fig. 3a-c show the geometric phase analysis (GPA) of the rotational displacement of the (111) crystal planes. The rotation is a sign of a gradual and partially elastic change of the lattice spacing from GaAs to InAs. An average value for rotation in these structures is on the order of 3 . Here, the interface is nearly dislocation free except for a small region close to the middle of the NW, which means that the NW is close to be fully elastically strain relaxed in the transverse component. The results of the GPA analysis show that most of the elastic strain is released within ∼ 20 nm around the interface, where the lattice constant changes from 5.71 to 6.06 Å with a mean dilatation of 6.1 %, see Supplementary Information S6.
We note that the strain relaxation mechanism is similar to that in axial heterostructures of free standing VLS grown NWs 
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This very important trend opens new possibilities for engineering of elastically strain relaxed SAG NW structures and clearly shows the potential and importance of growth on the topfacet of SAG buffers. This is also apparent from the fact that the InAs NW on the GaAs(Sb) buffer has fewer misfit dislocations than in the case of direct growth on InP substrate, which has a lower lattice mismatch to InAs, see Supplementary Information S6.
For computing applications -classical or quantumthe device performance depends on the ability to effectively gate and pinch-off conductance. Since back-gating can be challenging on semi-insulating substrates we use top-gates for the carrier density control. Figure 4a shows a false-colored device lithographically similar to the characterized devices, where only gate width, W , is varied. Figure 4b shows conductance, G, as a function of gate voltage, V g , for an InAs NW grown on the non-buffered GaAs substrate. The charge carrier density is not fully depleted even for very negative V g and the down and up gate traces are highly hysteretic, see Supplementary Information S7. This is a general trend for the nonbuffered NWs we measured (on both GaAs and InP). The schematics depict two characteristic gate voltage regions with different slopes of conductance. Due to the top-gate geometry, the carriers in the NW will first be depleted in the top part of the NW, corresponding to the region with the highest slope in Fig. 4b . As more negative V g is applied, the carrier density moves towards the NW/substrate interface. The transconductance depends on the quality of the semiconductor crystal. This allows for qualitative distinction between bulk NW and NW/buffer interface properties. Therefore, the interface is mainly probed at more negative gate voltages (as indicated by the sketch in Fig. 4b ). For NWs grown directly on the substrate, the bottom interface appears to have a significantly lower field effect mobility. The low interfacial quality caused by the presence of misfit dislocations, potential impurities and roughness originating from the etching process. Additionally, the pre-growth annealing step used to remove the native oxide is likely to play an important role. Figure 4c shows examples of G as a function of V g for three InAs NWs grown on the buffer layer in the three high-symmetry crystal orientations. The measurements on buffered NWs show a high degree of reproducibility, as all the NWs measured on this growth, pinch-off within a window of ∼ 250 mV. In contrast to the non-buffered NWs in Fig. 4b , there is no apparent difference in transconductance between the bulk and the interface gate regions, indicating that the quality of the interfaces is significantly improved. In Fig. 4d we show data from multiple buffered and the non-buffered NWs of comparable dimensions. Here, the gate dependent resistance is shown for different high-symmetry NW orientations, with W varying from 250 nm to 2.5 µm. On the logarithmic scale, it is apparent that the conductance is not completely pinched-off in any of the non-buffered NW devices (within reasonable gate range and with selected NW volumes). In addition the non-buffered NWs show more pronounced hysteresis in down/up gate sweeps than the buffered NWs, as presented in Supplementary Information S7.
Even though the field effect mobility depends on the gate voltage, V g , range and carrier density distribution, we use a full fit to the conductance as a function of V g to extract the mean mobility, as shown in Ref. [46] . For details of fitting and finite element modeling of the capacitance see Supplementary Information S8 and S9. The average mean mobility measured on the buffered NWs is aboutμ ∼ 5600 ± 1300 cm 2 V ·s with a maximum at ∼ 7600 cm 2 V ·s (extracted from 24 data sets -6 buffered devices at 1, 2, 5 and 10 mV bias). More detailed finite element method modeling of the capacitances, including the detailed modeling of the specific cross-sectional shapes, is required for a more exact estimation and for comparison of different NWs and NW orientations. It is clear that the buffer layer significantly improves the transport characteristics of the NWs, regardless of their orientation or cross-sectional area.
We now turn our focus to the quantum transport properties, where quantum phase coherence, scattering length and spin-orbit strength are important characteristics. To study the phase coherence we first fabricated two fourprobe loop devices with a circumference of 5.1 μm and 2.24 μm for Aharonov-Bohm (AB) type measurements as shown in Fig. 5a and b, respectively. The resistance shows oscillations in perpendicular magnetic field, B ⊥ , as seen in the 100 mT sweep range in Fig. 5c and d. Magnetic fields on the order of 900 mT were applied along the [110] and [110] in-plane substrate orientations in order to reduce weak anti-localization effects and the aperiodic oscillating background was removed by Savitzky-Golay filtering.
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The oscillation periods of ∼ 2.5 mT (large loop) and ∼ 14 mT (small loop) are in good agreement with the areas of the loops, given as ∼ h/(e · area). In Fig. 5e we show a cross-sectional TEM image of the loop, as indicated with the dashed line on the SEM image. The asymmetric shape of the InAs NWs on the GaAs(Sb) buffer is related to the growth mechanism of minimizing surface to volume ratio at the junction between the two high-symmetry orientations. We expect this effect to be suppressed with shorter growth time, in line with the discussion on the growth evolution above.
The phase coherence length l φ (T ) can be extracted by fitting the temperature dependence of the AB oscillation amplitude, A, obtained from the Fourier spectra (see Supplementary Information S10). Assuming that the amplitude scales as A(T ) ∝ exp(− O l φ (T ) ), where O is the loop circumference 48 , then the exponent m in l φ (T ) ∝ T −m can be determined. For the small loop we extract the exponent and the phase coherence length by fitting to the logarithm of the amplitude, and get m = 1.07 ± 0.21 and l φ (20mK) = 13 ± 1 μm, see Fig. 5f . It was not possible to obtain a reliable temperature dependence on the large loop due to charge noise switching. In the diffusive regime the temperature dependence of the coherence length in a loop shaped structure follows l φ ∝ T as reported in Ref. [49] [50] [51] . This indicates that the small loop resides in the ballistic regime below ∼ 500 mK while the non-buffered loop reported in Ref. [36] in the diffusive regime.
The dephasing mechanisms are different in a quasione dimensional NW and exhibit a different temperature dependence of l φ ∝ T −1/3 in the diffusive regime.
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With weak anti-localization (WAL) measurements on single NW, we extract a significantly smaller l φ than compared to the loop measured in Fig. 5f . The theoretical model for the WAL effect, as explained by Ref. [55, 56] , is fitted to the data. We emphasize that no analytical expression exists for finite 3D cross-section and this type of extraction should only used for comparison between NWs. From the fit we extract a spin-orbit length, l SO , on the order of 80 nm and l φ on the order of 180 nm, which is comparable to numbers extracted from similar measurements on VLS grown InAs, InSb and InAs 1-x Sb x NWs.
7,57-60
In conclusion, we show that selective area growth of high-quality InAs NW networks with well defined junctions is feasible in MBE. The NWs can attain significant elastic strain relaxation when grown on top of flat selective area grown buffer layers, with significant improvement of the transport properties in terms of field effect response. Moreover, the material possesses promising quantum transport properties, e.g. strong spin-orbit coupling extracted from WAL and phase coherence demonstrated by AB experiments. We believe that these findings, combined with superconductor epitaxy, 36 make this material platform an ideal large-scale architecture for quantum applications that are based on gateable superconducting electronics. 
AUTHOR CONTRIBUTIONS
The crystal growth was done by FK, JES, PA, FB and PK with support from YL, RK and EU, and substrate fabrication by FK, JES, LC and AF. Device fabrication was done by FK, JES, SV, LC. Atomic force microscopy characterization by SAK. Transmission electron microscopy based characterization, sample preparation and related analysis (including GPA and EELS) was carried out by SMS and JA, with strain analysis and simulation by TS, FK, JES, PK. Electronic characterization and analysis was done by JES, FK, SV, LC, AW, LPK, CMM and PK. FK, JES and PK wrote the paper with contributions from all authors.
COMPETING FINANCIAL INTERESTS
The authors declare no competing financial interests.
METHODS
Substrate preparation. Semi-insulating and epi-ready Fe doped InP and un-doped GaAs substrates were covered with 10-30 nm of SiO x in a SPTS Multiplex plasma enhanced chemical vapor deposition system at 300
The patterning of the wafers was done by standard electron beam lithography processing, and the oxide mask was etched in an ammonium fluoride solution or reactive ion etching before stripping the resist in acetone.
SAG NW growth by MBE. InP/GaAs substrates with SiO x /SiN x masks, were used for non-buffered selective area growth of InAs. The native oxide was removed under an As 2 overpressure following standard procedure on bare substrates. InAs was grown at around 500
• C with a corresponding planar growth rate of ∼ 0.1 μm/h for InAs and 0.26 μm/h for GaAs substrates. For buffered growth on GaAs the native oxide was blown-off as described above, before GaAs(Sb) was grown under similar conditions using a corresponding planar growth rate of ∼ 0.1 μm/h and an As 2 /Sb 2+4 ratio of 7. Following InAs growth on the buffered GaAs(Sb) on GaAs was carried out at the same temperature with a corresponding planar growth rate of ∼ 0.1 μm/h.
Cross-section STEM characterization. Selected devices were covered with 15 nm of ALD Al 2 O 3 and thinned into cross-sectional lamellae. Several cross-sectional lamellae on selected NWs were cut by using a focused ion beam. TEM Characterization: HR-TEM, HAADF scanning TEM (STEM) and EELS spectrum imaging (SI) were performed using a TECNAI F20 field emission gun microscope operated at 200 kV with a point to point resolution of 0.14 nm coupled to a GATAN Quantum EELS spectrometer. The atomic resolution HAADF-STEM images were acquired on a probe corrected FEI Titan 60-300 equipped with a high brightness field emission gun (XFEG) and a CETCOR corrector from CEOS to produce a probe size below 1 Å. The microscope was operated at 300 kV, with a convergence angle of 25 mrad and an inner collection angle of the detector of 58 mrad. Atomic resolution aberration corrected HAADF-STEM was used to determine with high accuracy the atomic column positions, allowing the detailed study of polarity 61 as well as the final strain analysis by means of GPA
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. Elastic strain simulations. Rotational deformation fields were simulated using finite element method software COMSOL Multiphysics R . A 2D model was made, consisting of GaAs and InAs parts with a continuous boundary in between. Initial compressive strain was applied to InAs, in order to simulate the effect of the lattice mismatch. A stable solution of elastic strain distribution was then found assuming anisotropic linear elasticity, with elastic constants for GaAs 63 and InAs
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. Presence of dislocations at the interface results in lower values of elastic relaxation in a form of lattice rotation, compared to the fully epitaxial case.
Device fabrication. Devices were fabricated directly on the growth substrate by spinning poly-MMA resist at 4000 RPM for 45 s and baked at 185
• C. Standard EBL procedures were used to expose contacts. The native oxide was removed by RF Argon ion milling at 15 W for 5 min before depositing 10 nm Ti and 180 nm Au as ohmic contacts. 8 nm of ALD HfO 2 was grown at 90
• C, before standard EBL patterning followed by deposition of Au top-gates.
K measurements.
The samples were cooled and outgassed overnight in a Lakeshore 4K cryo-free probestation operating at a base temperature of T ∼ 5 K. Standard four-probe measurements were performed using a Keithley 2600 sourcemeter to control the gate voltage, the source-drain bias and measure the current. An Agilent digital multimeter was used to probe the voltage drop on the inner contacts.
20 mK measurements. The WAL measurements were carried out using standard current-biased ac lock-in techniques in a Bluefors XLD-400 dilution refrigerator operating at a base temperature of T ∼ 20 mK. The AB experiments were carried out using current-biased ac lockin technique in a Oxford Triton 100 dilution refrigerator with a base temperature of T ∼ 20 mK. Magnetic fields aligned to the [110] and [110] directions on the order of 900 mT were applied to suppress the WAL effect during the measurement while sweeping the perpendicular magnetic field.
S1. Al deposition
The fully developed cross-sectional equilibrium shape of the NWs allows for directional deposition of a superconductor (or other materials) on selected facets of the NWs, see illustration in Fig. 1 . In hybrid semiconductorsuperconductor devices, this is an advantageous geometry as it allows for tuning of the carrier density with side/top gates. Full shell devices are difficult to gate with standard side-gate geometries, due to the superconductor electrostatic screening. In the inset of Fig. 1 we show an InAs NW with Al deposited from an angle of 33
• from the wafer normal, this resulted in a uniformly coated facet, but in this particular case for [100] orientated NWs, it also results in deposition of an undesirable thin layer on the second NW facet. Regardless, the density in the NW could still be tuned with a side gate, because the thin dewetted layer oxidizes as it is taken out of the growth chamber. The growth wafer (InAs or GaAs) is illustrated in green, the dielectric mask (SiOx or SiN) is indicated in grey, whereas PMMA is colored in blue.. Grey is the dielectrics SiOx or SiNx, blue is PMMA. The mask is defined by standard EBL processes and the dielectric layer is selectively etched. After resist lift-off the substrates are desorbed at 250
• C and b, InAs or c, GaAs(Sb) and then InAs is grown by MBE. Red is InAs and dark green is the buffer, GaAs(Sb).
After thorough cleaning in ultra-pure milli-q water, and iso-propanol and acetone, the samples are subjected to O 2 plasma ashing before the wafer is loaded into the MBE system and degassed in UHV at 250
• C (for InP) or 350
• C (for GaAs) for two hours before entering the growth system. See Fig. 2 Growth solely on the top facet is seen for thin layers, as also reported on GaSb buffers in Ref.
[ [1] ]. Additionally, this approach is advantageous because the transport channel is not in direct contact with neither the processed substrate surface nor the oxide mask, especially since fabrication of mask openings with atomically smooth sidewalls is challenging. 
S6. Non-buffered interface to substrate
The NWs were grown directly on GaAs (7 % strain) and InP (3 % strain) substrates, as sketched in Fig. 6 a. The devices used for transport measurements in the main text are sliced into thin lamellae using a focused ion beam (FIB) on the top gate structures, for more details see Methods. The samples are investigated by atomicresolution aberration-corrected high-angle-annular-darkfield scanning transmission electron microscopy (STEM) as seen in Fig. 6 b.
The HfO x is used as a dielectric before evaporating Ti and Au to form the top gate. On top of the whole structure a thick layer of Pt is deposited to protect the structure from Ga implementation and amorphization during the FIB process.
Geometrical phase analysis (GPA) is performed on the interface between the InAs and InP where the two structure are fully in-elastically relaxed at the interface, as indicated by the presence of misfit dislocations running parallel to the interface in Fig. 6 c. The GPA of the dilatation of the [110] oriented NW in Fig. 7 a and b shows that the lattice constant fully relaxes from GaAs to InAs across the ∼ 20 nm buffer-region.
S7. Hysteresis on buffered and non-buffered NW devices
In Fig. 8 we show examples of conductivity, G, traces as a function of the gate voltage, V g , for a non-buffered and a buffered device. Here the âĂĲnon-bufferedâĂİ refers to an InAs NW grown directly on InP substrate while the buffered to InAs NW grown on a GaAs(Sb) buffer on a GaAs substrate. The growth of the InAs transport channel on top of the GaAs(Sb) buffer layer significantly improves the carrier density tuning and hysteresis. This improvement was apparent regardless of the NW orientation or dimensions.
S8. Finite element method capacitance modeling
The device capacitances were simulated using the finite element method in the electrostatic module in COMSOL Multiphysics. Figure 9 summarizes the geometrical input parameters of the model, where the exact values were extracted from SEM images of the devices and geometrical cross-sections as shown in Fig. 10 . The geometry of the NW was approximated by a rectangular cross-section with the width corresponding to S surf as also shown in Fig. 9 . Two additional approximations were that the height of the gold contacts is set as h CONT = h SAG +1/2· h ALD and that the real height of the atomic layer deposition (ALD) oxide layer h ALD corresponds to reality between the NW and the top-gate, but elsewhere it is given as h = h SAG +h ALD . Another parameter is the effective dielectric constant of the used HfO x in combination with the NW native oxide, which was estimated as k = 6.5. 
S9. Field effect mobility fit
The field effect mobility is extracted for the buffered devices by fitting the equation from Ref. to the pinch-off curves measured at temperatures on the order of 5 K, as shown in Fig. 11 . Here G(V g ) is the conductance, W is the length of the InAs channel and µ, V th and probe resistance R s are the fit parameters. The C is found from the finite element modeling described in S8.
S10. Aharonov Bohm oscillations and frequency extraction
The Fourier transform of the data in Fig. 5 from the main text, showing the normalized amplitude of the h/ne oscillations. The largest amplitude denoted, A 1 , corresponds to the h/ne oscillation. The higher frequency peaks, corresponding to A 2 and A 3 , could be attributed 
